Abstract-The emerging field of nanophotonics requires plasmonic devices to be fully compatible with semiconductor fabrication techniques. However, very few feasible practical structures exist at present. Here, we propose a CMOS-compatible hybrid plasmonic slot waveguide (HPSW) with enhanced field confinement. Our simulation results show that the HPSW exhibits significantly enhanced field confinement as compared with the traditional low-index slot waveguides and the hybrid metal dielectric slot waveguides. By controlling the thicknesses of different layers, an optimized HPSW structure with a better tradeoff between field confinement and propagation length has been simultaneously achieved.
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I. INTRODUCTION

S
URFACE plasmon polaritons (SPPs) have attracted significant research interest in the past three decades because of their remarkable properties, such as energy asymptote in dispersion curve, resonance, field enhancement, large surface area, bulk sensitivity, and subwavelength confinement [1] - [4] . However, semiconductor based plasmonics have to face a fundamental challenge-high optical loss, especially when highpermittivity dielectric materials such as semiconductors are involved [2] , [4] . To overcome this drawback, hybrid plasmonic waveguides (HPWs) have been proposed, which are capable of providing a better tradeoff between field confinement and propagation loss, as compared with their conventional plasmon waveguiding counterparts [3] , [5] - [8] . The coupling between the dielectric and the plasmonic modes enables HPWs to confine light at the nanoscale domain and allow effective subwavelength transmission in non-metallic regions [4] , [9] , [10] . The rapidly growing family of HPWs can be divided into two main categories: (i) conventional configurations that comprise a high-index dielectric nanowire separated from a metal surface by a nanoscale dielectric gap and (ii) silicon-based waveguides composed of truncated metallic strips deposited over silicon-on-insulator (SOI) substrates [4] . In order to further improve their guiding performance, a number of modified HPWs structures have been proposed [11] - [14] . Nevertheless, the tradeoff between modal attenuation and propagation distance still exists in most of these modified structures.
By using a finite element method (FEM), we introduce simulation results of a CMOS-compatible HPSW, which is capable of not only providing enhanced field confinement but also balancing the propagation distance and modal size. This HPSW consists of a low-refractive-index slot embedded between two symmetrical hybrid plasmonic strips with a metal-insulator-semiconductor-slot-semiconductor-insulatormetal multi-layer configuration. Our results show that the HPSW can provide strong field enhancement and ultrahigh-mode confinement in one dimension while reducing propagation loss. In addition, the multi-layer structure is fully compatible with semiconductor process and could lead to real plasmonics and photonics on a nanoscale.
II. PROPOSED WAVEGUIDE STRUCTURE
AND SIMULATIONS The three-dimensional (3D) and two-dimensional (2D) cross-section geometries for HPSW are shown in Figs. 1(a) and 1(b), respectively. The metal layers on the top and the bottom are Ag, and the semiconductor and low-index insulator layers are Si and SiO 2 , respectively. To facilitate the description, we denote the width of the hybrid strip as W, the thicknesses of Ag layers, Si layers, SiO 2 layers between Ag and Si layers, and SiO 2 layer in the center as H Ag , H Si , H SiO 2 , and H t , respectively. The modal properties of this new configuration were investigated and analysed by employing the commercial software COMSOL. In all simulations, 0741-3106 © 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. a wavelength λ of 1550 nm was used. The refractive indices of Si, SiO 2 , air, and Ag were taken as n Si = 3.45, n SiO 2 = 1.45, n o = 1, and n Ag = 0.1453 + 11.3587i [15] , respectively. The H Ag and W were chosen respectively as 50 nm and 200 nm to ensure a single transverse magnetic SPP mode propagation [5] . The calculation region was given with scattering boundary conditions. A convergence analysis was conducted to ensure that the meshing, boundary conditions and associated calculation parameters were sound [2] .
III. RESULTS AND DISCUSSION
This investigation is started by comparing the field confinement capability of HPSW structure with the traditional low-index slot waveguides (LISWs) [16] , [17] . The thicknesses of SiO 2 layers H SiO 2 and H t are assumed to be the same (i.e., H SiO 2 = H t = T ). Fig. 2 shows the corresponding electrical field distribution of HPSWs and LISWs proposed by Li et al. [14] with the thicknesses of SiO 2 layer at 10 nm, 20 nm, 30 nm, and 40 nm, respectively. It is remarkable to find that the field confinement capability of both HPSWs and LISWs shows a decline with the increase of the thickness of SiO 2 layer. We also observe that the HPSWs have much better field confinement capability than that of LISWs [14] , [15] . For LISWs, the optical field cannot be trapped in the low-index layers when the thickness of SiO 2 layer exceeds 35 nm.
Towards a better understanding of the model characteristic, we analyze the dependence of the optical confinement of HPSWs, hybrid metal dielectric slot waveguides (HMDSWs) [16] and LISWs [14] , [15] . For this purpose, a parameter called confinement factor is introduced and defined as: Q = P 1 /P 2 , where P 1 is the power density of the low-index layer and P 2 is the power density of all the layers. The confinement factor Q versus the thickness of the SiO 2 layer T is plotted in Fig. 3 . The label T for HMDSWs refers to the thickness of SiO 2 between two bow-tie structures [18] . It is important to note that the value of Q for HPSWs is much higher than that of both HMDSWs and LISW at the range of T from 5 to 40 nm. For example, at T = 5 nm the value of Q for HPSWs is about 0.25, but for LISWs and HMDSWs, the Q values are only about 0.14 and 0.05, respectively. Along with the increase of T from 5 to 40 nm, the values of Q for both HPSWs and HMDSWs are increased. For LISWs, the value of Q has a similar trend at the range of T from 5 to 20 nm. At T = 20 nm, the values of Q for LISWs and HMDSWs are 0.253 and 0.13, respectively; but for HPSWs, it is higher than 0.44. When T increases from 27 to 35 nm, the value of Q for LISWs drops sharply from 0.25 to 0. The HPSWs can provide better Q because of their enhanced optical confinement ability which can be attributed to the combination of the two symmetrical hybrid plasmonic strips. The substantial amount of power confined in such nanoscale regions extends the capability of the HPSW structures for various applications such as nonlinear interactions, sensing, and optical force [19] .
For practical realizations of the HPSW model, optimization design is performed to find out a better tradeoff between the field confinement and propagation length:
where n eff is the complex modal effective index, and Im(n eff ) is the imaginary part of n eff . To compare the performances of different HPSW configurations, the parameters-figure of merit (FOM) and the normalized effective mode area ( A eff /A 0 ) [2] , are introduced. FOM = L/[2( A eff /π) 1/2 ], A 0 is the diffraction-limited mode area in free space and can be defined as λ 2 /4, and A eff is the effective mode area [2] , which can be calculated by:
in which the electromagnetic energy density W (r ) is defined as
where E(r ) and H (r ) are the electric and magnetic fields, ε(r ) is the electric permittivity, and μ 0 is the vacuum permeability. In the following study, we vary the thickness of the center low-index layer H t from 5 to 60 nm, and the thickness of SiO 2 between Ag and Si layers is fixed at 20 nm. H Si decreases, implying that the increase of H Si will help to reduce the transmission loss [see Fig. 5(a) ]. By contrast, when H t < 80 nm, the increase of H Si will improve the propagation length as indicated in Fig. 5(b) . We also observe that A eff /A 0 can be enlarged by increasing H Si or H t or both of them as shown in Fig. 5(c) , which means the field confinement capability has a negative dependence of H Si or H t or both of them. In this case, n eff is 2.273.
IV. CONCLUSION
In conclusion, we have proposed a new CMOS-compatible HPSW structure which combines two symmetrical hybrid plasmonic strips through FEM analysis. Simulation data of electrical field distribution and confinement factor demonstrate that the HPSW can provide much better field confinement capability as compared with the traditional LISWs and HMDSWs. The optimized HPSW configuration with a better tradeoff between field confinement and propagation length has been achieved through adjusting the thicknesses of the different layers. The proposed HPSW structure is fully compatible with semiconductor fabrication techniques and could lead to truly nanoscale semiconductor-based plasmonics, photonics and components with high-performance.
